A fully-digital beat-frequency based ADC achieving 39dB SNDR for a 1.6mVpp input signal
نویسندگان
چکیده
A fully-digital VCO-based ADC featuring a novel beat frequency detection scheme is demonstrated in 65nm LP CMOS. The proposed beat frequency based ADC is unique compared to previous VCO-based ADCs in that it is highly effective in measuring extremely small changes (e.g., 0.01%) in the VCO frequency within a short sampling time (e.g., 100 VCO periods). Direct amplifier-less A-to-D conversion of a 1.6mVpp differential input signal with 39dB SNDR and 6.2 ENOB was experimentally verified.
منابع مشابه
Improving adaptive resolution of analog to digital converters using least squares mean method
This paper presents an adaptive digital resolution improvement method for extrapolating and recursive analog-to-digital converters (ADCs). The presented adaptively enhanced ADC (AE-ADC) digitally estimates the digital equivalent of the input signal by utilizing an adaptive digital filter (ADF). The least mean squares (LMS) algorithm also determines the coefficients of the ADF block. In this sch...
متن کاملBaseband Filter and Σ∆ Converter for Wideband RF receiver
ABSTRACT This paper describes a fully-differential anti-alias filter (AAF) and analog-to-digital converter (ADC) for baseband processing of a wideband RF signal. The AAF is a third order elliptic low-pass filter. The ADC is a 2-2 cascade sigma-delta architecture with a single-bit quantizer in the first stage and a 13-level quantizer in the second stage. The system converts a 2.5 MHz input signa...
متن کاملImplementation of a Multi bit VCO based Quantizer using Frequency to Digital Converter
Voltage Controlled Oscillator (VCO) based ADC is unlike other ADCs. Input analog signal is converted into timing information via VCO then quantized in time. This paper demonstrates the multi bit VCO based quantizer using Frequency to Digital converter (FDC). Simulation result achieve in terms of SNR, SNDR and power dissipation. VCO based quantizer design using Cadence Virtuoso in GPDK 90nm tech...
متن کاملA 10-bit 1-GS/s CMOS ADC with FOM = 70 fJ/conversion
A pipelined ADC incorporates a precharged resistor-ladder DAC in a multi-bit front-end, achieving fast settling and allowing calibrationof both dynamic and static gain errors. Using simple differential pairs with a gain of 5 as op amps and realized in 65-nm CMOS technology, the 10-bit ADC consumes 36 mW at a sampling rate of 1 GHz and exhibits an SNDR of 52.7 dB at an input frequency of 490 MHz.
متن کاملMicrosoft Word - camera
Abstract—A low power 8bit 200MSPS analog-to-digital converter (ADC) is described. The prototype ADC achieves low-power consumption by time-interleaved and stage scaling technique. The pipeline stage and amplifier are designed to guarantee the PVT variation with less current. The ADC is implemented in TSMC 0.35um double-poly-triple-metal CMOS technology and achieved 47.7dB signal-to-noise and di...
متن کامل